 @rakshita4
|
5146999b44
|
feat(can): add default CAN speed of 500 if an invalid speed is entered
|
2024-11-18 14:03:45 +05:30 |
|
@rakshita4
|
d722738591
|
feat: Add mode 3 and mode 4 for runtime CAN filter application with mask-based filtering
|
2024-11-13 03:53:59 +05:30 |
|
Rakshitavecmocon
|
3896d66aa0
|
feat: Configure UART1 to PA8 and PA9, comment vRTE_Matlab functions, and include additional paths
|
2024-10-30 19:11:49 +05:30 |
heezes
|
ab99333dad
|
feat: add matlab code to display soc
|
2024-10-29 14:42:05 +05:30 |
|
Rakshitavecmocon
|
5b88394f22
|
fix: Update clock configuration and UART/CAN settings
- Corrected clock configuration according to HFXT
- Set UART baud rate based on HFXT clock
- Configured CAN timing according to DL_MCAN_FCLK_HFCLK
|
2024-10-10 18:39:44 +05:30 |
|
Rakshitavecmocon
|
c5e0c06a07
|
Initial commit
|
2024-09-26 18:52:04 +05:30 |